CASCADE - configurable and scalable DSP environment

نویسندگان

  • Tay-Jyi Lin
  • Chein-Wei Jen
چکیده

As the complexity of embedded systems grows rapidly, it is common to accelerate critical tasks with hardware. Designers usually use off-the-shelf components or licensed IP cores to shorten the time to market, but the hardware/software interfacing is tedious, error-prone and usually not portable. Besides, the existing hardware seldom matches the requirements perfectly. CASCADE, the proposed design environment as an alternative, generates coprocessing datapaths from the executing algorithms specified in C/C++ and attaches these datapaths to the embedded processor with an auto-generated software driver. The number of datapaths and their internal parallel functional units are scaled to fit the application. It seamlessly integrates the design tools of the embedded processor to reduce the re-training/design efforts and maintains short product development time as the pure software approaches. A JPEG encoder is built in CASCADE successfully with an auto-generated four-MAC accelerator to achieve 623% performance boost for our video application.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Christian Panis Scalable DSP Core Architecture Addressing Compiler Requirements

This thesis considers the definition and design of an embedded configurable DSP (Digital Signal Processor) core architecture and will address the necessary requirements for developing an optimizing high-level language compiler. The introduction provides an overview of typical DSP core architectural features, briefly discusses the currently available DSP cores and summarizes the architectural as...

متن کامل

A survey on Reconfigurable Computing for Signal Processing Applications

A Signal processing system has to meet real-time requirements and provide very large throughput in the magnitude of Giga-operations per second. These real t ime requirements put pressure on the hardware running signal-processing applications. Therefore, custom hardware such as ASIC, dedicated DSP processors or scalable parallel hardware architecture is frequently used as an implementation mecha...

متن کامل

Reconfigurable Power-Aware Scalable Booth Multiplier

An energy-efficient power-aware design is highly desirable for digital signal processing functions that encounter a wide diversity of operating scenarios in battery-powered intelligent wireless sensor network systems. To address this issue, we present a reconfigurable power-aware scalable Booth multiplier designed to provide low power consumption for DSP applications in highly changing environm...

متن کامل

Toward an automatic mapping of DSP algorithms onto parallel processors

With ever increasing computational requirements of complex DSP algorithms and applications, implementation on multiprocessor platforms becomes a necessity. The main problem is lack of necessary software tools for multiprocessor mapping. We present the main features of a prototype design environment which allows direct mapping of complex DSP applications, designed for implementation on a single ...

متن کامل

Flexible DSP platform for various workload patterns

Future multimedia communication products require system chips that provide sufficient computing capacity and configuration flexibility for achieving interoperability between different communication systems and support for various multimedia signal processing standards. A flexible DSP platform that utilises pre-designed IP cores, such as DSP and RISC processors, advanced coprocessors for critica...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002